DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an
8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.
A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock cycle data transfer
at the internal DRAM core and eight corresponding n-bit-wide, one half-clock-cycle data transfers at the I/O pins. The
differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input
receiver. DQS is center-aligned with data for WRITEs.
Leave a Message
We will call you back soon!
Your message must be between 20-3,000 characters!
Please check your E-mail!
SUBMIT
More information facilitates better communication.
Mr.
- Mr.
- Mrs.
OK
Submitted successfully!
We will call you back soon!
OK
Leave a Message
We will call you back soon!
Your message must be between 20-3,000 characters!
Please check your E-mail!
SUBMIT
